

1

2

3

4

A

A

B

B

C

C

D

D

U\_Interface  
Interface.SchDoc



U\_Power  
Power.SchDoc



U\_Spartan\_6\_Core  
Spartan\_6\_Core.SchDoc



U\_SRAM\_EEPROM  
SRAM\_EEPROM.SchDoc












Title			
<b>XILINX SPARTAN-6 CORE BOARD</b>			
Size	Number	Revision	
A4		<b>V1.0</b>	
Date:	2012/6/20	2011/05/21	Sheet of 1/5
File:	E:\0 My Project\...\Block Diagram.SchDoc		Drawn By: 刘健

1


2

3



4



Title			
<b>XC6SLX9 CORE</b>			
Size	Number	Revision	
A4		<b>V1.0</b>	
Date:	2012/6/20	2011/05/21	Sheet of 2/5
File:	E:\0 My Project\ Spartan 6 Core.SchDoc		Drawn By: 刘健











Title			<b>POWER</b>		
Size	Number		Revision		<b>V1.0</b>
A4					
Date:	2012/6/20	2011/05/21	Sheet of	3/5	
File:	E:\0 My Project\...\Power.SchDoc		Drawn By:	刘健	



<b>Title</b>			
<b>SRAM EEPROM</b>			
Size	Number	Revision	
A4		<b>V1.0</b>	
Date:	2012/6/20 2011/05/21	Sheet of	4/5
File:	E:\0 My Project\SRAM EEPROM.Sch		Drawn By: 刘健

P401		
L2N 0	1	L3P 0
L1N 0	2	L2P 0
L83P 3	3	L83N 3
L52P 3	4	L52N 3
L51P 3	5	L51N 3
L50P 3	6	L50N 3
L49P 3	7	L49N 3
L44P 3	8	L44N 3
L43P 3	9	L43N 3
L42P 3	10	L42N 3
L41P 3	11	L41N 3
L37P 3	12	L37N 3
L36P 3	13	L36N 3
L2P 3	14	L2N 3
L1P 3	15	L1N 3
L64P 2	16	L64N 2
L62P 2	17	L62N 2
L49P 2	18	L49N 2
L48P 2	19	L48N 2
L31P 2	20	L31N 2
	21	L30N 2
L14P 2	22	L14N 2
	23	L13N 2
L12P 2	24	L12N 2
	25	
	26	
	27	
	28	
	29	
	30	
	31	
	32	
	33	
	34	
	35	
	36	
	37	
	38	
	39	
	40	
	41	
	42	
	43	
	44	
	45	
	46	
	47	
	48	
	49	
	50	

Header 25X2



Title				<b>Interface</b>			
Size	Number				Revision		<b>V1.0</b>
A4							
Date:	2012/6/20	2011/05/21	Sheet of	5/5			
File:	E:\0 My Project\...\Interface.SchDoc			Drawn By:	刘健		